


Solutions - Final Exam (Online Section)

(Due Date: December 11th by 10:00 am)

Clarity is very important! Show your procedure!


PROBLEM 1 (12 PTS)

- Complete the timing diagram of the following circuit. $Q = Q_4Q_3Q_2Q_1Q_0$



PROBLEM 2 (10 PTS)

- We want to design a counter *modulo-9* with enable using a State Machine. The counter must assert an output $z = '1'$ when the maximum count is reached.
- Provide the State Diagram (any representation) and the Excitation table $||Inputs|Present State||Next State|Outputs||$. Is this a Moore or a Mealy machine?





PRESENT STATE		NEXT STATE		PRESENT STATE					NEXT STATE						
E	STATE	STATE	z	E	Q ₃	Q ₂	Q ₁	Q ₀	(t)	Q ₃	Q ₂	Q ₁	Q ₀	(t+1)	z
0	S1	S1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	S2	S2	0	0	0	0	0	0	1	0	0	0	1	0	0
0	S3	S3	0	0	0	0	0	1	0	0	0	1	0	0	0
0	S4	S4	0	0	0	0	1	1	0	0	0	1	1	0	0
0	S5	S5	0	0	0	1	0	0	0	0	1	0	0	0	0
0	S6	S6	0	0	0	1	0	1	0	0	1	0	1	0	0
0	S7	S7	0	0	0	1	1	0	0	0	1	1	0	0	0
0	S8	S8	0	0	0	1	1	1	0	0	1	1	1	0	0
0	S9	S9	1	0	1	0	0	0	0	1	0	0	0	0	1
1	S1	S2	0	0	1	0	0	0	1	0	0	0	1	0	X
1	S2	S3	0	0	1	0	1	0	1	0	0	1	0	0	X
1	S3	S4	0	0	1	0	1	1	1	0	0	1	1	0	X
1	S4	S5	0	0	1	1	0	0	0	1	1	0	0	0	X
1	S5	S6	0	0	1	1	0	1	0	1	1	0	1	0	X
1	S6	S7	0	0	1	1	1	0	1	1	1	0	1	0	X
1	S7	S8	0	0	1	1	1	1	1	1	1	1	1	0	X
1	S8	S9	0	1	0	0	0	0	0	0	0	0	1	0	0
1	S9	S1	1	1	0	0	0	0	1	0	0	1	0	0	0
				1	0	0	1	0	0	0	0	1	1	0	0
				1	0	0	1	1	0	0	1	0	0	0	0
				1	0	1	0	0	0	0	1	0	0	0	0
				1	0	1	0	1	0	0	1	0	1	0	0
				1	0	1	1	0	0	0	1	1	0	0	0
				1	0	1	1	1	0	0	1	1	1	0	0
				1	0	1	1	1	1	0	1	0	0	0	0
				1	1	0	0	0	0	1	0	0	1	1	1
				1	1	0	0	1	0	1	0	1	0	0	X
				1	1	0	1	0	0	1	0	1	1	0	X
				1	1	0	1	1	0	1	1	0	0	0	X
				1	1	1	0	0	0	1	1	0	1	0	X
				1	1	1	0	1	0	1	1	1	0	0	X
				1	1	1	1	0	0	0	0	0	0	0	X
				1	1	1	1	1	1	0	0	0	0	0	X

MOORE MACHINE

PROBLEM 3 (15 PTS)

- Given the following system, complete the Timing Diagram.
- The LUT 8-to-8 implements the following function: $OLUT = \lceil \sqrt{ILUT} \rceil$




PROBLEM 4 (18 PTS)

- Provide the State Diagram (any representation) of the FSM whose VHDL description is shown below.
- Complete the Timing Diagram.


```
library ieee;
use ieee.std_logic_1164.all;

entity circ is
port ( clk, resetn: in std_logic;
      a, b: in std_logic;
      x,w,z: out std_logic);
end circ;
```




```
architecture behavioral of circ is
type state is (S1, S2, S3);
signal y: state;
begin
Transitions: process (resetn, clk, a, b)
begin
if resetn = '0' then y <= S1;
elseif (clk'event and clk = '1') then
case y is
when S1 =>
if a = '1' then
if b = '1' then y <= S2;
else y <= S1; end if;
else
y <= S1;
end if;
when S2 =>
if a = '1' then y <= S3;
else y <= S1; end if;
when S3 =>
if b = '1' then y <= S1;
else y <= S3; end if;
end case;
end if;
end process;

Outputs: process (y,a,b)
begin
x <= '0'; w <= '0'; z <= '0';
case y is
when S1 =>
if a = '1' and b = '1' then
z <= '1'; end if;
when S2 => x <= '1';
when S3 =>
if b = '1' then w <= '1'; end if;
end case;
end process;
end behavioral;
```



PROBLEM 5 (10 PTS)

- Sequence detector (with overlap): Draw the state diagram (in ASM form) of a circuit (with an input 'x') that detects the following sequence: 1011011. The detector must assert and output $z = 1$ when the sequence is detected.



PROBLEM 7 (20 PTS)

- Complete the timing diagram of the following digital circuit that includes an FSM (in ASM form) and a datapath circuit.

