Quiz 3

(October 31st @ 9:30 am)



Fall 2013

PROBLEM 1 (20 PTS)

Complete the timing diagram of the following state machine:



PROBLEM 2 (25 PTS)

Complete the timing diagram of the circuit whose VHDL description is shown below:



PROBLEM 3 (25 PTS)

 Sequence detector (with overlap): Draw the state diagram of a circuit that detects the following sequence: 010011. The detector must assert an output 'z=1' when the sequence is detected.

PROBLEM 4 (30 PTS)

• Complete the timing diagram of the following circuit. $Q = Q_3 Q_2 Q_1 Q_0$



Instructor: Daniel Llamocca