


Notes - Chapter 4


TRIPLE MODULE REDUNDANCY: MAJORITY GATE

- Three systems perform the same identical process (the input data is also identical for the three systems). The three outputs go into a majority-voting system (called 'majority gate') to produce a single output.
- If at least two systems produce identical outputs, then the majority gate will pick that output. If the three system produce different results, the majority gate will assert an error flag ($y_error = '1'$).



ARITHMETIC-LOGIC UNIT (ALU)

- This circuit carries out two types of operations: logic (or bit-wise) and arithmetic.
- In this example, the inputs $a[7..0]$ and $b[7..0]$ are 8-bits wide. The numbers' representation is 2's complement.




- The output is selected via the input $sel[3..0]$ in the following manner:

sel	Operation	Function	Unit
0000	$y \leq a$	Transfer 'a'	Arithmetic
0001	$y \leq a + 1$	Increment 'a'	
0010	$y \leq a - 1$	Decrement 'a'	
0011	$y \leq b$	Transfer 'b'	
0100	$y \leq b + 1$	Increment 'b'	
0101	$y \leq b - 1$	Decrement 'b'	
0110	$y \leq a + b$	Add 'a' and 'b'	
0111	$y \leq a - b$	Subtract 'b' from 'a'	
1000	$y \leq \text{not } a$	Complement 'a'	Logic
1001	$y \leq \text{not } b$	Complement 'b'	
1010	$y \leq a \text{ AND } b$	AND	
1011	$y \leq a \text{ OR } b$	OR	
1100	$y \leq a \text{ NAND } b$	NAND	
1101	$y \leq a \text{ NOR } b$	NOR	
1110	$y \leq a \text{ XOR } b$	XOR	
1111	$y \leq a \text{ XNOR } b$	XNOR	

MULTIPLIER CIRCUIT (POSITIVE NUMBERS)

Multiplication of Positive Numbers (4-bit case):



Array Multiplier:

