

# Notes - Chapter 10

## BASIC COMPUTER ARCHITECTURES

**Computer:** Processor + I/O + memory

### Harvard vs. Von Neumann


*Harvard:*

- Instruction memory and data memory
- Operands usually placed in registers in the CPU: register-register architecture

*Von Neumann:*

- One memory for both instruction and data
- Operands placed in a dedicated register called accumulator or in the instruction memory: register-memory architecture


**VCB1- computer: Harvard Computer:** Only one instruction memory. No data memory.



### Available Registers:

R0(register 0), R1(register 1), PC(program counter), IR(instruction register), OUT (output register)

**Instruction Set:** Instructions are specified on the Instruction Register (IR):



DR=0  $\Rightarrow$  R0 is the destination register, DR=1  $\Rightarrow$  R1 is the destination register.


SR=0  $\Rightarrow$  R0 is the source register, SR=1  $\Rightarrow$  R1 is the source register.

OPCODE: IR[7..5]      DATA: IR[3..0]


OPCODE (IR[7..5])	Instruction	Operation
000	MOV DR, SR	$DR \leftarrow SR$
001	LOADI DR, DATA	$DR \leftarrow DATA, DATA = IR[3..0]$
010	ADD DR, SR	$DR \leftarrow DR + SR$
011	ADDI DR, DATA	$DR \leftarrow DR + DATA, DATA = IR[3..0]$
100	SR0 DR, SR	$DR \leftarrow 0 \& SR[3..1]$
101	IN DR	$DR \leftarrow IN$
110	OUT DR	$OUT \leftarrow DR$
111	JNZ DR, ADDRESS	$PC \leftarrow PC + 1$ if $DR=0$ $PC \leftarrow IR[3..0]$ if $DR \neq 0$ * ADDRESS = IR[3..0]

### Executing Instructions:


- ✓ IN DR: DR grabs the contents from the input




- ✓ OUT DR: Places the contents of DR on the output register



- ✓ MOV DR, SR: Copies the contents of SR onto DR




- ✓ LOADI DR, DATA: Copies immediate DATA onto DR




LOADI R0, DATA: 0010d<sub>3</sub>d<sub>2</sub>d<sub>1</sub>d<sub>0</sub>  $\Rightarrow$  M5  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R0  $\leftarrow$  1, M6  $\leftarrow$  0  
LOADI R1, DATA: 0011d<sub>3</sub>d<sub>2</sub>d<sub>1</sub>d<sub>0</sub>  $\Rightarrow$  M5  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R1  $\leftarrow$  1, M6  $\leftarrow$  0

- ✓ ADDI DR, DATA: Adds immediate DATA and DR, and copies the result onto DR




ADDI R0, DATA: 0110d<sub>3</sub>d<sub>2</sub>d<sub>1</sub>d<sub>0</sub>  $\Rightarrow$  M2  $\leftarrow$  0, M5  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R0  $\leftarrow$  1, M6  $\leftarrow$  0  
ADDI R1, DATA: 0111d<sub>3</sub>d<sub>2</sub>d<sub>1</sub>d<sub>0</sub>  $\Rightarrow$  M2  $\leftarrow$  1, M5  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R1  $\leftarrow$  1, M6  $\leftarrow$  0

- ✓ ADD DR, SR: Adds SR and DR, and copies the result onto DR




ADD R0,R0: 01000XXX  $\Rightarrow$  M4  $\leftarrow$  0, M5  $\leftarrow$  0, M2  $\leftarrow$  0, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R0  $\leftarrow$  1, M6  $\leftarrow$  0  
ADD R0,R1: 01001XXX  $\Rightarrow$  M4  $\leftarrow$  0, M5  $\leftarrow$  0, M2  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R0  $\leftarrow$  1, M6  $\leftarrow$  0  
ADD R1,R0: 01010XXX  $\Rightarrow$  M4  $\leftarrow$  0, M5  $\leftarrow$  0, M2  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R1  $\leftarrow$  1, M6  $\leftarrow$  0  
ADD R1,R1: 01011XXX  $\Rightarrow$  M4  $\leftarrow$  1, M5  $\leftarrow$  0, M2  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R1  $\leftarrow$  1, M6  $\leftarrow$  0

- ✓ SR0 DR, SR: Shifts (to the right) the contents of SR and places the result onto DR



SR0 R0,R0: 10000XXX  $\Rightarrow$  M4  $\leftarrow$  0, M5  $\leftarrow$  0, M2  $\leftarrow$  0, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R0  $\leftarrow$  1, M6  $\leftarrow$  0  
SR0 R0,R1: 10001XXX  $\Rightarrow$  M4  $\leftarrow$  0, M5  $\leftarrow$  0, M2  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R0  $\leftarrow$  1, M6  $\leftarrow$  0  
SR0 R1,R0: 10010XXX  $\Rightarrow$  M4  $\leftarrow$  0, M5  $\leftarrow$  0, M2  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R1  $\leftarrow$  1, M6  $\leftarrow$  0  
SR0 R1,R1: 10011XXX  $\Rightarrow$  M4  $\leftarrow$  1, M5  $\leftarrow$  0, M2  $\leftarrow$  1, M3  $\leftarrow$  1, M1  $\leftarrow$  0, L\_R1  $\leftarrow$  1, M6  $\leftarrow$  0

- ✓ JNZ DR, ADDRESS



JNZ R0, ADDRESS: 1110a<sub>3</sub>a<sub>2</sub>a<sub>1</sub>a<sub>0</sub>  $\Rightarrow$  M6  $\leftarrow$  0 if z = 1, M6  $\leftarrow$  1 if z = 0  
JNZ R1, ADDRESS: 1111a<sub>3</sub>a<sub>2</sub>a<sub>1</sub>a<sub>0</sub>  $\Rightarrow$  M6  $\leftarrow$  0 if z = 1, M6  $\leftarrow$  1 if z = 0

Keep in mind:

- The input IR[7..5] takes care automatically of the correct operation at the ALU.
- M6  $\leftarrow$  0 means that PC  $\leftarrow$  PC + 1
- M6  $\leftarrow$  1 means PC  $\leftarrow$  IR[3..0]