


Solutions - Homework 4

(Due date: November 26th @ 9:30 am)

Presentation and clarity are very important!


PROBLEM 1 (20 PTS)

- Digital Stopwatch:** The architecture of a digital stopwatch is provided. We require counters with an output 'z'. This output is asserted (for one clock cycle) when the counter reaches its maximum count.
 - ✓ Counter (0.01s). It counts up to $10^6 - 1$, asserting 'z' when the count reaches $10^6 - 1$. For an input clock frequency of 100 MHz, 'z' is asserted every 0.01 s.
 - ✓ BCD counter: It counts up to 9, asserting 'z' when the count reaches 9.
 - ✓ Modulo-6 counter: It counts up to 5, asserting 'z' when the count reaches 5.
- NEXYS3 implementation details:** Only one 7-segment display can be used at a time → we serialize the four BCD outputs. In order for each digit to appear bright and continuously illuminated, we illuminate each digit for only 1ms every 4 ms. This is taken care of feeding the output 'z' of the counter to 0.001s to the enable input of the FSM.



- ✓ Provide the Finite State Machine of the serializer in ASM (Algorithmic State Machine) form.
- ✓ Provide the **VHDL description** of the entire circuit: FSM + Datapath circuit.
Tip: If you want to simulate your circuit, do not include the Counter to 0.01s and the Counter to 0.001s (instead, set the output signal 'z' to '1'). Otherwise, you might not be able to simulate your circuit.

▪ FSM (ASM chart):



▪ VHDL code: 'dig_stopwatch.vhd'

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.math_real.log2;
use ieee.math_real.ceil;

entity dig_stopwatch is
    port (resetn, clock, pause: in std_logic;
          segs: out std_logic_vector (6 downto 0);
          EN: out std_logic_vector (3 downto 0));
end dig_stopwatch;

architecture Behavioral of dig_stopwatch is
    component my_genpulse
        generic (COUNT: INTEGER:= (10**8)/2); -- (10**8)/2 cycles of T = 10 ns --> 0.5 s
        port (clock, resetn, E: in std_logic;
              Q: out std_logic_vector ( integer(ceil(log2(real(COUNT)))) - 1 downto 0);
              z: out std_logic);
    end component;

    component sevseg
        port (bcd: in std_logic_vector (3 downto 0);
              sevseg: out std_logic_vector (6 downto 0);
              EN: out std_logic_vector(3 downto 0));
    end component;

    signal npause, z, z_0, z_1, z_2, z_3, E_1, E_2, E_3: std_logic;
    signal omux, Q_0, Q_1, Q_2, Q_3: std_logic_vector (3 downto 0);
    signal s: std_logic_vector (1 downto 0);
    signal E_fsm: std_logic;
    type state is (S1, S2, S3, S4);
    signal y: state;

begin

    npause <= not (pause);
    Q_3(3) <= '0';

    -- Counter: 0.01s
    gz: my_genpulse generic map (COUNT => 10**6)
        port map (clock => clock, resetn => resetn, E => npause, z => z);

    -- Counter: 10
    g0: my_genpulse generic map (COUNT => 10)
        port map (clock => clock, resetn => resetn, E => z, Q => Q_0, z => z_0);
  
```

```
-- Counter: 10
g1: my_genpulse generic map (COUNT => 10)
  port map (clock => clock, resetn => resetn, E => E_1, Q => Q_1, z => z_1);
  E_1 <= z and z_0;

-- Counter: 10
g2: my_genpulse generic map (COUNT => 10)
  port map (clock => clock, resetn => resetn, E => E_2, Q => Q_2, z => z_2);
  E_2 <= E_1 and z_1;

-- Counter: 6
g3: my_genpulse generic map (COUNT => 6)
  port map (clock => clock, resetn => resetn, E => E_3, Q => Q_3 (2 downto 0), z => z_3);
  E_3 <= E_2 and z_2;

-- Multiplexor
with s select
  omux <= Q_0 when "00",
         Q_1 when "01",
         Q_2 when "10",
         Q_3 when others;

seg7: sevseg port map (bcd => omux, sevseg => segs);

-- 2-to-4 decoder
with s select
  EN <= "1110" when "00",
        "1101" when "01",
        "1011" when "10",
        "0111" when "11",
        "1111" when others;

-- Counter: 0.001s
gfsm: my_genpulse generic map (COUNT => 10**5)
  port map (clock => clock, resetn => resetn, E => '1', z => E_fsm);




  Transitions: process (resetn, clock, E_fsm)
  begin
    if resetn = '0' then -- asynchronous signal
      y <= S1; -- if resetn asserted, go to initial state: S1
    elsif (clock'event and clock = '1') then
      if E_fsm = '1' then
        case y is
          when S1 => y <= S2;
          when S2 => y <= S3;
          when S3 => y <= S4;
          when S4 => y <= S1;
        end case;
      end if;
    end if;
  end process;

  Outputs: process (y)
  begin
    case y is
      when S1 => s <= "00";
      when S2 => s <= "01";
      when S3 => s <= "10";
      when S4 => s <= "11";
    end case;
  end process;

end Behavioral;
```


PROBLEM 2 (25 PTS)

- Design of a configurable lights' pattern generator. *sel*: selects the pattern. *stop*: freezes the pattern when *stop*=1. Two 7-segment displays are used. The datapath circuit is provided.
- Input 'x': Selects the rate at which the lights' pattern change (every 1.5, 1.0, 0.5, or 0.25 seconds)




- Provide both Finite State Machines in ASM form. ASM: Algorithmic State Machine.
- Provide the VHDL description of the entire circuit: FSMs + Datapath circuit.

▪ Main FSM (ASM chart):



▪ FSM for 7-segment display control (ASM chart):



▪ VHDL code: 'lights_pattern.vhd'

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.math_real.log2;
use ieee.math_real.ceil;

entity lights_pattern is
    port (resetrn, clock, stop: in std_logic;
          x, sel: in std_logic_vector (1 downto 0);
          segs: out std_logic_vector (6 downto 0);
          EN: out std_logic_vector (3 downto 0));
end lights_pattern;

architecture Behavioral of lights_pattern is

    component my_genpulse
        generic (COUNT: INTEGER:= (10**8)/2); -- (10**8)/2 cycles of T = 10 ns --> 0.5 s
        port (clock, resetrn, E: in std_logic;
              Q: out std_logic_vector ( integer(ceil(log2(real(COUNT)))) - 1 downto 0);
              z: out std_logic);
    end component;

    component my_rege
        generic (N: INTEGER:= 4);
        port ( clock, resetrn: in std_logic;
              E, sclr: in std_logic; -- sclr: Synchronous clear
              D: in std_logic_vector (N-1 downto 0);
              Q: out std_logic_vector (N-1 downto 0));
    end component;

    type state is (S1, S2a, S3a, S4a, S5a, S6a, S7a, S8a, S2b, S3b, S4b, S2c, S3c, S4c, S2d, S3d, S4d, S5d, S6d);
    signal y: state;

    type stateo is (S1, S2);
    signal yo: stateo;

    signal E_fsm, E, Esg, za, zb, zc, zd, z, s: std_logic;
    signal dseg, seg: std_logic_vector (7 downto 0);
    signal psegs: std_logic_vector (6 downto 0);

begin

    -- Counter: 1.5 s
    ga: my_genpulse generic map (COUNT => 3*((10**8)/2))
        port map (clock => clock, resetrn => resetrn, E => '1', z => za);

    -- Counter: 1.0 s
    gb: my_genpulse generic map (COUNT => 10**8)
        port map (clock => clock, resetrn => resetrn, E => '1', z => zb);

    -- Counter: 0.5 s
    gc: my_genpulse generic map (COUNT => (10**8)/2)
        port map (clock => clock, resetrn => resetrn, E => '1', z => zc);

    -- Counter: 0.25 s
    gd: my_genpulse generic map (COUNT => (10**8)/4)
        port map (clock => clock, resetrn => resetrn, E => '1', z => zd);
  
```

```
-- Multiplexor for the counter outputs:
    with x select
        z <= za when "00",
           zb when "01",
           zc when "10",
           zd when others;

    E <= z and not(stop);

-- 8-bit register
rP: my_rege generic map (N => 8)
    port map (clock => clock, resetn => resetn, E => Esg, sclr => '0', D => dseg, Q => seg);

-- Multiplexor for the 7-segment displays:
    with s select
        psecs <= seg(6 downto 3)&"000" when '0',
                seg(7)&"00"&seg(2 downto 0)&'0' when others;
    -- segs: |a|b|c|d|e|f|g|
    segs <= not(psecs); -- Active-low outputs

-- Counter: 0.001 s
gfsm: my_genpulse generic map (COUNT => 10**5)
    port map (clock => clock, resetn => resetn, E => '1', z => E_fsm);

-- 1-to-2 decoder
    with s select
        EN <= "1011" when '0',
              "0111" when others;

-- Main FSM:
Transitions: process (resetn, clock, E, sel)
begin
    if resetn = '0' then -- asynchronous signal
        y <= S1; -- if resetn asserted, go to initial state: S1
    elsif (clock'event and clock = '1') then
        case y is
            when S1 =>
                if E = '1' then
                    case sel is
                        when "00" => y <= S2a;
                        when "01" => y <= S2b;
                        when "10" => y <= S2c;
                        when others => y <= S2d;
                    end case;
                else
                    y <= S1;
                end if;

                when S2a => if E = '1' then y <= S3a; else y <= S2a; end if;
                when S3a => if E = '1' then y <= S4a; else y <= S3a; end if;
                when S4a => if E = '1' then y <= S5a; else y <= S4a; end if;
                when S5a => if E = '1' then y <= S6a; else y <= S5a; end if;
                when S6a => if E = '1' then y <= S7a; else y <= S6a; end if;
                when S7a => if E = '1' then y <= S8a; else y <= S7a; end if;
                when S8a => if E = '1' then y <= S1; else y <= S8a; end if;

                when S2b => if E = '1' then y <= S3b; else y <= S2b; end if;
                when S3b => if E = '1' then y <= S4b; else y <= S3b; end if;
                when S4b => if E = '1' then y <= S1; else y <= S4b; end if;

                when S2c => if E = '1' then y <= S3c; else y <= S2c; end if;
                when S3c => if E = '1' then y <= S4c; else y <= S3c; end if;
                when S4c => if E = '1' then y <= S1; else y <= S4c; end if;

                when S2d => if E = '1' then y <= S3d; else y <= S2d; end if;
                when S3d => if E = '1' then y <= S4d; else y <= S3d; end if;
                when S4d => if E = '1' then y <= S5d; else y <= S4d; end if;
                when S5d => if E = '1' then y <= S6d; else y <= S5d; end if;
                when S6d => if E = '1' then y <= S1; else y <= S6d; end if;
            end case;
        end case;
    end if;
end process;
```

```

Outputs: process (y, E, sel)
begin
    -- Initialization of FSM outputs:
    dseg <= (others => '0'); Esg <= '0';
    case y is
        when S1 =>
            if E = '1' then
                case sel is
                    when "00" => dseg <= "00000111"; Esg <= '1';
                    when "01" => dseg <= "00000101"; Esg <= '1';
                    when "10" => dseg <= "00010001"; Esg <= '1';
                    when others => dseg <= "00110011"; Esg <= '1';
                end case;
            end if;

            when S2a => if E = '1' then dseg <= "00001110"; Esg <= '1'; end if;
            when S3a => if E = '1' then dseg <= "00011100"; Esg <= '1'; end if;
            when S4a => if E = '1' then dseg <= "00111000"; Esg <= '1'; end if;
            when S5a => if E = '1' then dseg <= "01110000"; Esg <= '1'; end if;
            when S6a => if E = '1' then dseg <= "11100000"; Esg <= '1'; end if;
            when S7a => if E = '1' then dseg <= "11000001"; Esg <= '1'; end if;
            when S8a => if E = '1' then dseg <= "10000011"; Esg <= '1'; end if;

            when S2b => if E = '1' then dseg <= "00010100"; Esg <= '1'; end if;
            when S3b => if E = '1' then dseg <= "01010000"; Esg <= '1'; end if;
            when S4b => if E = '1' then dseg <= "01000001"; Esg <= '1'; end if;

            when S2c => if E = '1' then dseg <= "00100010"; Esg <= '1'; end if;
            when S3c => if E = '1' then dseg <= "01000100"; Esg <= '1'; end if;
            when S4c => if E = '1' then dseg <= "10001000"; Esg <= '1'; end if;

            when S2d => if E = '1' then dseg <= "11100111"; Esg <= '1'; end if;
            when S3d => if E = '1' then dseg <= "11001100"; Esg <= '1'; end if;
            when S4d => if E = '1' then dseg <= "11111001"; Esg <= '1'; end if;
            when S5d => if E = '1' then dseg <= "10000111"; Esg <= '1'; end if;
            when S6d => if E = '1' then dseg <= "01111000"; Esg <= '1'; end if;
        end case;
    end process;

-- FSM: serializer for the 7-segment display
Trans: process (resetsn, clock, E_fsm)
begin
    if resetsn = '0' then -- asynchronous signal
        yo <= S1; -- if resetsn asserted, go to initial state: S1
    elsif (clock'event and clock = '1') then
        if E_fsm = '1' then
            case yo is
                when S1 => yo <= S2;
                when S2 => yo <= S1;
            end case;
        end if;
    end if;
end process;


Outps: process (yo)
begin
    case yo is
        when S1 => s <= '0';
        when S2 => s <= '1';
    end case;
end process;

end Behavioral;

```



PROBLEM 3 (20 PTS)

- The figure depicts the architecture of a simple processor.



- Register G: Parallel Access left-shift register with enable. $s_l = 1 \rightarrow$ Load, $s_l = 0 \rightarrow$ Left-shift
- The figure below depicts the datapath and the FSM of the Control Circuit:

$$\text{funq} = |f_2|f_1|f_0|Ry_1|Ry_0|Rx_1|Rx_0|$$



- The following table specifies the behavior of the Arithmetic-Logic Unit (ALU). This ALU is purely combinatorial.


op	Operation	Function	Unit
0000	y <= A	Transfer 'A'	Arithmetic
0001	y <= A + 1	Increment 'A'	
0010	y <= A - 1	Decrement 'A'	
0011	y <= B	Transfer 'B'	
0100	y <= B + 1	Increment 'B'	
0101	y <= B - 1	Decrement 'B'	
0110	y <= A + B	Add 'A' and 'B'	
0111	y <= A - B	Subtract 'B' from 'A'	
1000	y <= not A	Complement 'A'	Logic
1001	y <= not B	Complement 'B'	
1010	y <= A AND B	AND	
1011	y <= A OR B	OR	
1100	y <= A NAND B	NAND	
1101	y <= A NOR B	NOR	
1110	y <= A XOR B	XOR	
1111	y <= A XNOR B	XNOR	

- Operation: Every time w = '1', we store the input *fun*, then proceed to execute it.
- The 7 bits of the stored input, called *funq*, are arranged as: $funq = |f_2|f_1|f_0|Ry_1|Ry_0|Rx_1|Rx_0|$. The first 3 bits specify the operation, while the other 4 bits specify the registers over which the operations are applied.

f	Operation	Function
000	Load Rx, Data	Rx ← Data
001	Add Rx, Data	Rx ← Rx + Data
010	Not Rx	Rx ← NOT (Rx)
011	Sub Rx, Ry	Rx ← Rx - Ry
100	Add Rx, Ry	Rx ← Rx + Ry
101	Move Rx, Ry	Rx ← Ry
110	sla Rx	Rx ← left-shift Rx
111	Addi Rx, 2	Rx ← Rx + 2


- ✓ Design the Finite State Machine (provide it in ASM form) that can issue the correct set of signals for all the listed operations.

FSM (ASM chart):



PROBLEM 4 (10 PTS)


- For the following error-detection system, provide the truth table and sketch the circuits of i) the Odd Parity Generator, and ii) Odd parity checker.



- ✓ **Odd parity generator:** TPB is such that $|A|B|C|TPB|$ has an odd number of bits.
- ✓ **Odd parity checker:** Checks whether $|A|B|C|TPB|$ has an odd number of bits. If this is the case, RPB = '0', otherwise RPB = '1' (signaling an error).


Odd Parity Generator

A	B	C	TPB
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0




Odd Parity Checker

A	B	C	TPB	RPB
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	0
1	1	1	1	1



- Sketch the schematics of an n-bit comparator of two numbers represented in 2's complement. Required outputs: $A \geq B$, $A < B$, $A = B$. If $A \geq B \rightarrow A \geq B = 1$. If $A < B \rightarrow A < B = 1$. If $A = B \rightarrow A = B = 1$. You can use adders (specify the number of bits) and XOR gates. Make sure that your circuit works in all circumstances (consider that A and B may cause overflow, you need to avoid it).



PROBLEM 5 (25 PTS)


- **LUT connected to a bidirectional port:** An LUT4-to-1 (also called LUT4) can implement a 4-input function. The VHDL code is provided below. Note that the values stored in the LUT are constant, hence those values are entered as a parameter in the VHDL code:

```


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity my4to1LUT is
    generic (data: std_logic_vector(15 downto 0):=x"FEAB"); -- LUT 4-to-1 contents
    port ( ILUT: in std_logic_vector (3 downto 0);
          OLUt: out std_logic);
end my4to1LUT;

architecture Behavioral of my4to1LUT is
begin
    with ILUT select
        OLUt <= data(0) when "0000",
               data(1) when "0001",
               data(2) when "0010",
               data(3) when "0011",
               data(4) when "0100",
               data(5) when "0101",
               data(6) when "0110",
               data(7) when "0111",
               data(8) when "1000",
               data(9) when "1001",
               data(10) when "1010",
               data(11) when "1011",
               data(12) when "1100",
               data(13) when "1101",
               data(14) when "1110",
               data(15) when "1111",
               '0' when others;
end Behavioral;
    
```



- LUTs with more than four inputs can be built by grouping several LUT 4-to-1 and MUXs. The figure below shows how an LUT 6-to-1 can be built.
- An LUT with more than one output can also be built. The figure below show how we can create an LUT 6-to-6 (we just use six LUT 6-to-1).



You are asked to design a system with an LUT 6-to-6. This will be accomplished in a series of steps:

- ✓ Provide the VHDL code of an LUT 6-to-1. You can built it by i) grouping four LUT4-to-1 and MUXs, or ii) using only one VHDL file (similar to my4to1LUT.vhd). The entity should look like this:

```

entity my6to1LUT is
    generic (data: std_logic_vector(63 downto 0):=x"FEAB97CA003E19CC"); -- 64 values
    port ( ILUT: in std_logic_vector (5 downto 0);
          OLUt: out std_logic);
end my6to1LUT;
    
```

- ✓ Write the VHDL code for an LUT 6-to-6. You must built it by grouping six LUT 6-to-1. The entity should look like this:



```
entity my6to6LUT is
    generic (data5: std_logic_vector(63 downto 0):=x"FEAB97CA003E19CC"; -- column 5
            data4: std_logic_vector(63 downto 0):=x"AABCCFFEE99098A"; -- column 4
            data3: std_logic_vector(63 downto 0):=x"E595BEBECAFEDADA"; -- column 3
            data2: std_logic_vector(63 downto 0):=x"FACE09093E3EECAB"; -- column 2
            data1: std_logic_vector(63 downto 0):=x"DECAFFFF09EA3200"; -- column 1
            data0: std_logic_vector(63 downto 0):=x"ACADE412BAFE125E"); -- column 0
    port ( ILUT: in std_logic_vector (5 downto 0);
          OLUt: out std_logic_vector (5 downto 0));
end my6to6LUT;
```

Important: When instantiating the my6to1LUT component, we use the port map instruction to make interconnections. Now, we also need to provide the correct parameter to each my6to1LUT component. This is done usually the generic map instruction.

- ✓ **Final System:** Provide the VHDL code of the circuit depicted below. Use the Structural Description by interconnecting the following components: i) LUT 6-to-6, ii) 6-bit register, and iii) Tri-state buffers. Important: The port 'DATA' can be input or output at different times. Use INOUT in your VHDL code.

- ✓ **LUT6-to-6 contents:** We want this LUT 6-to-6 to provide the following function: $OLUT = [ILUT^{0.95}]$
Example: $ILUT = 35 (010011_2) \rightarrow OLUT = [35^{0.95}] = 30 (011110_2)$
Compute the contents of the LUT 6-to-6 and provide each column in hexadecimal format as:
data5, data4, data3, data2, data1, data0 (generic input parameters)

- ✓ Complete the Timing diagram shown below. Note that the port DATA is input at some times, and output at other times.



▪ LUT6-to-6 contents:

LUT 6-to-6:

	b ₅	b ₄	b ₃	b ₂	b ₁	b ₀
0	0	0	0	0	C	A
	0	0	0	F	C	A
	0	0	F	0	8	6
	0	0	F	F	9	5
	0	C	3	3	3	A
	0	F	0	8	7	6
	0	F	0	F	E	D
	0	F	F	0	C	A
⋮						
	0	F	F	F	9	5
	C	3	3	3	3	B
	F	0	0	8	7	6
	F	0	0	F	E	9
	F	0	F	0	C	2
	F	0	F	F	9	5
	F	C	3	3	3	A
63	F	F	0	8	6	5

↑ hexadecimals converted in this direction

↑ data5 ↑ data4 ↑ data3 ↑ data2 ↑ data1 ↑ data0

▪ VHDL code: 'sysLUT6to6.vhd'

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity sysLUT6to6 is
    generic (data5: std_logic_vector(63 downto 0):="ffffffffc000000000"; -- column 5
            data4: std_logic_vector(63 downto 0):="fc00003ffffc0000"; -- column 4
            data3: std_logic_vector(63 downto 0):="03ff003ff003ff00"; -- column 3
            data2: std_logic_vector(63 downto 0):="83e0f83e0f83e0f0"; -- column 2
            data1: std_logic_vector(63 downto 0):="639ce739ce7398cc"; -- column 1
            data0: std_logic_vector(63 downto 0):="5a5296b5ad6a56aa"); -- column 0
    port (clk, resetn, OE: in std_logic;
          data: inout std_logic_vector (5 downto 0));
end sysLUT6to6;

architecture structure of sysLUT6to6 is

    component my_rege
        generic (N: INTEGER:= 4);
        port ( clock, resetn: in std_logic;
              E, sclr: in std_logic; -- sclr: Synchronous clear
              D: in std_logic_vector (N-1 downto 0);
              Q: out std_logic_vector (N-1 downto 0));
    end component;

    component my6to6LUT
        generic (data5: std_logic_vector(63 downto 0):="FEAB97CA003E19CC"; -- column 5
              data4: std_logic_vector(63 downto 0):="AABBCCFFEE99098A"; -- column 4
              data3: std_logic_vector(63 downto 0):="E595BEBECAFEDADA"; -- column 3
              data2: std_logic_vector(63 downto 0):="FACE09093E3EECAB"; -- column 2
              data1: std_logic_vector(63 downto 0):="DECAFFFF09EA3200"; -- column 1
              data0: std_logic_vector(63 downto 0):="ACADE412BAFE125E"); -- column 0
        port ( ILUT: in std_logic_vector (5 downto 0);
              OLUt: out std_logic_vector (5 downto 0));
    end component;

    signal DI, DO, QR: std_logic_vector (5 downto 0);

begin

ri: my_rege generic map (N => 6)
    port map (clock => clk, resetn => resetn, E => OE, sclr => '0', D => DI, Q => QR);

LUT6to6: my6to6LUT generic map (data5 => data5, data4 => data4, data3 => data3, data2 => data2,
                                data1 => data1, data0 => data0)
    port map (ILUT => QR, OLUt => DO);

DATA <= DO when OE = '0' else (others => 'Z');
DI <= DATA when OE = '1' else (others => 'Z');

end structure;
    
```

▪ **VHDL code: 'my6to6LUT'**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity my6to6LUT is
    generic (data5: std_logic_vector(63 downto 0):="FEAB97CA003E19CC"; -- column 5
            data4: std_logic_vector(63 downto 0):="AABCCFFEE99098A"; -- column 4
            data3: std_logic_vector(63 downto 0):="E595BEBECAFEDADA"; -- column 3
            data2: std_logic_vector(63 downto 0):="FACE09093E3EECAB"; -- column 2
            data1: std_logic_vector(63 downto 0):="DECAFFFF09EA3200"; -- column 1
            data0: std_logic_vector(63 downto 0):="ACADE412BAFE125E"); -- column 0
    port ( ILUT: in std_logic_vector (5 downto 0);
          OLOT: out std_logic_vector (5 downto 0));
end my6to6LUT;

architecture Behavioral of my6to6LUT is
    component my6to1LUT
        generic (data: std_logic_vector(63 downto 0):="ACCABEBEFACEFEAB");
        port ( ILUT: in std_logic_vector (5 downto 0);
              OLOT: out std_logic);
    end component;

    signal OLOT_l, OLOT_h: std_logic;

begin
    -- 6-to-1 LUT holding contents of column 5:
    r5: my6to1LUT generic map (data => data5)
        port map (ILUT => ILUT, OLOT => OLOT(5));
    -- 6-to-1 LUT holding contents of column 4:
    r4: my6to1LUT generic map (data => data4)
        port map (ILUT => ILUT, OLOT => OLOT(4));
    -- 6-to-1 LUT holding contents of column 3:
    r3: my6to1LUT generic map (data => data3)
        port map (ILUT => ILUT, OLOT => OLOT(3));
    -- 6-to-1 LUT holding contents of column 2:
    r2: my6to1LUT generic map (data => data2)
        port map (ILUT => ILUT, OLOT => OLOT(2));
    -- 6-to-1 LUT holding contents of column 1:
    r1: my6to1LUT generic map (data => data1)
        port map (ILUT => ILUT, OLOT => OLOT(1));
    -- 6-to-1 LUT holding contents of column 0:
    r0: my6to1LUT generic map (data => data0)
        port map (ILUT => ILUT, OLOT => OLOT(0));
end Behavioral;
```

▪ **VHDL code: 'my6to1LUT'**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity my6to1LUT is
    generic (data: std_logic_vector(63 downto 0):="ACCABEBEFACEFEAB");
    port ( ILUT: in std_logic_vector (5 downto 0);
          OLOT: out std_logic);
end my6to1LUT;

architecture Behavioral of my6to1LUT is
    component my5to1LUT
        generic (data: std_logic_vector(31 downto 0):="FACEFEAB");
        port ( ILUT: in std_logic_vector (4 downto 0);
              OLOT: out std_logic);
    end component;

    signal OLOT_l, OLOT_h: std_logic;

begin
    -- 5-to-1 LUT holding contents: data(31 downto 0)
    r1: my5to1LUT generic map (data => data(31 downto 0))
        port map (ILUT => ILUT(4 downto 0), OLOT => OLOT_l);
    -- 5-to-1 LUT holding contents: data(63 downto 32)
    r2: my5to1LUT generic map (data => data(63 downto 32))
        port map (ILUT => ILUT(4 downto 0), OLOT => OLOT_h);

    with ILUT(5) select
        OLOT <= OLOT_l when '0',
               OLOT_h when others;
end Behavioral;
```


▪ **VHDL code: 'my5to1LUT'**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity my5to1LUT is
    generic (data: std_logic_vector(31 downto 0):="FACEFEAB");
    port ( ILUT: in std_logic_vector (4 downto 0);
          OLOT: out std_logic);
end my5to1LUT;

architecture Behavioral of my5to1LUT is
    component my4to1LUT
        generic (data: std_logic_vector(15 downto 0):="FEAB");
        port ( ILUT: in std_logic_vector (3 downto 0);
              OLOT: out std_logic);
    end component;

    signal OLOT_l, OLOT_h: std_logic;

begin
    -- 4-to-1 LUT holding contents: data(15 downto 0)
    rl: my4to1LUT generic map (data => data(15 downto 0))
        port map (ILUT => ILUT(3 downto 0), OLOT => OLOT_l);

    -- 4-to-1 LUT holding contents: data(31 downto 16)
    rh: my4to1LUT generic map (data => data (31 downto 16))
        port map (ILUT => ILUT(3 downto 0), OLOT => OLOT_h);

    with ILUT(4) select
        OLOT <= OLOT_l when '0',
               OLOT_h when others;
end Behavioral;
```

▪ **VHDL Testbench**

```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.all;

ENTITY tb_sysLUT6to6 IS
END tb_sysLUT6to6;

ARCHITECTURE behavior OF tb_sysLUT6to6 IS

    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT sysLUT6to6
    PORT (clk : IN std_logic;
          resetn : IN std_logic;
          OE : IN std_logic;
          data : INOUT std_logic_vector(5 downto 0));
    END COMPONENT;

    --Inputs
    signal clk : std_logic := '0';
    signal resetn : std_logic := '0';
    signal OE : std_logic := '0';

    --BiDirs
    signal data : std_logic_vector(5 downto 0);

    -- Clock period definitions
    constant clk_period : time := 10 ns;

BEGIN

    -- Instantiate the Unit Under Test (UUT)
    uut: sysLUT6to6 PORT MAP (clk => clk, resetn => resetn, OE => OE, data => data);


    -- Clock process definitions
    clk_process :process
    begin
        clk <= '0';
        wait for clk_period/2;
        clk <= '1';
        wait for clk_period/2;
    end process;
```

```
-- Stimulus process
stim_proc: process
begin
  -- hold reset state for 100 ns.
  resetn <= '0'; DATA <= "ZZZZZZ"; wait for 100 ns;
  resetn <= '1'; wait for clk_period;

  OE <= '1'; DATA <= "110001"; wait for 2*clk_period;
  OE <= '0'; DATA <= "ZZZZZZ"; wait for 2*clk_period;
  OE <= '1'; DATA <= "100111"; wait for 2*clk_period;
  OE <= '0'; DATA <= "ZZZZZZ"; wait for 2*clk_period;
  OE <= '1'; DATA <= "000111"; wait for 2*clk_period;
  OE <= '0'; DATA <= "ZZZZZZ"; wait for 2*clk_period;
  OE <= '1'; DATA <= "100001"; wait for 2*clk_period;
  OE <= '0'; DATA <= "ZZZZZZ"; wait for 2*clk_period;
  wait for 4*clk_period;

  OE <= '1';
  lp: for i in 0 to 63 loop
    DATA <= conv_std_logic_vector(i,6); wait for clk_period;
  end loop;
end process;
END;
```

▪ **Timing diagram:**



EXTRA CREDIT (+10 PTS)

- Demonstrate the circuits of Problems 1 and 2 working on the NEXYS3 board.
- **UCF File for Problem 1: 'dig_stopwatch.ucf'**

```
# Inputs
NET "clock" LOC = "V10";
NET "resetn" LOC = "T10"; #SW0
NET "pause" LOC = "T9"; #SW1

# Outputs
NET "EN<3>" LOC = "P17"; # anode (1st display from left to right)
NET "EN<2>" LOC = "P18"; # anode (2nd display from left to right)
NET "EN<1>" LOC = "N15"; # anode (3rd display from left to right)
NET "EN<0>" LOC = "N16"; # anode (4th display from left to right)
NET "segs<6>" LOC = "T17"; # a
NET "segs<5>" LOC = "T18"; # b
NET "segs<4>" LOC = "U17"; # c
NET "segs<3>" LOC = "U18"; # d
NET "segs<2>" LOC = "M14"; # e
NET "segs<1>" LOC = "N14"; # f
NET "segs<0>" LOC = "L14"; # g
```

▪ **UCF File for Problem 2: 'lights_pattern.ucf'**

```
# Inputs
NET "clock" LOC = "V10";
NET "resetn" LOC = "T5"; #SW7
NET "stop" LOC = "B8"; #BTNS (center)
NET "x<1>" LOC = "T9"; # SW1
NET "x<0>" LOC = "T10"; # SW0
NET "sel<1>" LOC = "M8"; # SW3
NET "sel<0>" LOC = "V9"; # SW2

# Outputs
NET "EN<3>" LOC = "P17"; # anode (1st display from left to right)
NET "EN<2>" LOC = "P18"; # anode (2nd display from left to right)
NET "EN<1>" LOC = "N15"; # anode (3rd display from left to right)
NET "EN<0>" LOC = "N16"; # anode (4th display from left to right)
NET "segs<6>" LOC = "T17"; # a
NET "segs<5>" LOC = "T18"; # b
NET "segs<4>" LOC = "U17"; # c
NET "segs<3>" LOC = "U18"; # d
NET "segs<2>" LOC = "M14"; # e
NET "segs<1>" LOC = "N14"; # f
NET "segs<0>" LOC = "L14"; # g
```

APPENDIX: EXTRA VHDL FILES

▪ **VHDL code: 'my_genpulse.vhd'**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_arith.all;
use ieee.math_real.log2;
use ieee.math_real.ceil;

entity my_genpulse is
    generic (COUNT: INTEGER:= (10**8)/2); -- (10**8)/2 cycles of T = 10 ns --> 0.5 s
    port (clock, resetn, E: in std_logic;
          Q: out std_logic_vector ( integer(ceil(log2(real(COUNT)))) - 1 downto 0);
          z: out std_logic);
end my_genpulse;

architecture Behavioral of my_genpulse is
    constant nbits: INTEGER:= integer(ceil(log2(real(COUNT))));
    signal Qt: std_logic_vector (nbits -1 downto 0);
begin

    process (resetn, clock)
    begin
        if resetn = '0' then
            Qt <= (others => '0');
        elsif (clock'event and clock = '1') then
            if E = '1' then
                if Qt = conv_std_logic_vector (COUNT-1,nbits) then
                    Qt <= (others => '0');
                else
                    Qt <= Qt + conv_std_logic_vector (1,nbits);
                end if;
            end if;
        end if;
    end process;

    z <= '1' when Qt = conv_std_logic_vector (COUNT-1,nbits) else '0';
    Q <= Qt;

end Behavioral;
```

▪ **VHDL code: 'my_rege'**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- N-bit Register
-- E = '1', sclr = '0' --> Input data 'D' is copied on Q
-- E = '1', sclr = '1' --> Q is cleared (0)
entity my_rege is
  generic (N: INTEGER:= 4);
  port ( clock, resetn: in std_logic;
        E, sclr: in std_logic; -- sclr: Synchronous clear
        D: in std_logic_vector (N-1 downto 0);
        Q: out std_logic_vector (N-1 downto 0));
end my_rege;

architecture Behavioral of my_rege is

  signal Qt: std_logic_vector (N-1 downto 0);

begin
  process (resetn, clock)
  begin
    if resetn = '0' then
      Qt <= (others => '0');
    elsif (clock'event and clock = '1') then
      if E = '1' then
        if sclr = '1' then
          Qt <= (others => '0');
        else
          Qt <= D;
        end if;
      end if;
    end if;
  end process;

  Q <= Qt;
end Behavioral;
```

▪ **VHDL code: 'sevenseg.vhd'**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity sevenseg is
  port (bcd: in std_logic_vector (3 downto 0);
        sevseg: out std_logic_vector (6 downto 0);
        EN: out std_logic_vector(3 downto 0));
end sevenseg;

architecture structure of sevenseg is
  signal leds: std_logic_vector (6 downto 0);

begin
  -- | a | b | c | d | e | f | g |
  -- |leds6|leds5|leds4|leds3|leds2|leds1|leds0|
  with bcd select
    leds <= "1111110" when "0000",
           "0110000" when "0001",
           "1101101" when "0010",
           "1111001" when "0011",
           "0110011" when "0100",
           "1011011" when "0101",
           "1011111" when "0110",
           "1110000" when "0111",
           "1111111" when "1000",
           "1111011" when "1001",
           "-----" when others;

  -- There are 4 7-seg displays that can be used. We will use only the first (from left to right):
  EN <= "0111"; -- only the first 7-seg display is activated.
  -- EN(3) goes to one 7-seg display. It goes to every LED anode.
  -- To provide a logic '1' to the anode, we need EN(3) to be zero (see circuit)
  sevseg <= not(leds);

end structure;
```