Notes - Chapter 5

ASYNCRONOUS SEQUENTIAL CIRCUITS:

SR Latch:

SR Latch with enable:

D Latch with enable:

- This is essentially an SR Latch, where \( R = \text{not}(D), S = D \)
SYNCHRONOUS SEQUENTIAL CIRCUITS:

Flip Flops
- Flip flops are made out of:
  - A Latch with an enable input.
  - An Edge detector circuit.

- The figure depicts an SR Latch, where the enable is connected to the output of an Edge Detector Circuit. The input to the Edge Detector is a signal called 'clock'. A clock signal is an square wave with a fixed frequency.

- The edge detector circuit generates short-duration pulses during rising (or falling) edges. These pulses act as enable of the Latch.
- The behavior of the flip flops can be described as that of a Latch that is only enabled during rising (or falling edges).

- Flip flops classification:
  - Positive-edge triggered flip flop: The edge detector circuit generates pulses during rising edges.
  - Negative-edge triggered flip flop: The edge detector circuit generates pulses during falling edges.

SR Flip Flop

<table>
<thead>
<tr>
<th>clock</th>
<th>S</th>
<th>R</th>
<th>Q_{t+1}</th>
<th>\overline{Q}_{t+1}</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
<td>0</td>
<td>Q_t</td>
<td>\overline{Q}_t</td>
</tr>
<tr>
<td></td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

\[ Q_{t+1} = SR + Q_tSR = R(S + Q_tS) = \overline{R}(S + \overline{S})(S + Q_t) = \overline{RS} + \overline{RQ_t} \] (on the edge)
Instructor: Daniel Llamocca

### D Flip Flop

<table>
<thead>
<tr>
<th>clock</th>
<th>D</th>
<th>$Q_{t+1}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

$Q_{t+1} = D$ (on the edge)

### T Flip Flop

$Q_{t+1} = T \oplus Q_t$ (on the edge)

### JK Flip Flop

$Q_{t+1} = JQ_t + \overline{K}Q_t$ (on the edge)

### Synchronous/Asynchronous Inputs

- So far, the flip flops can only change their outputs on the rising (or falling edge). The outputs are usually changed due to a change in the inputs. These inputs are known as *synchronous inputs*, as the inputs' state is only checked on the rising (or falling) edges.
- However, in many instances, it is useful to have inputs that force the outputs to a value immediately, disregarding the rising (or falling edges). These inputs are known as *asynchronous inputs*.
- In the example, we see a D Flip Flop with two asynchronous inputs:
  - prn: Preset (active low). When prn='0', the output q becomes 1.
  - clrn: Clear (active low). When clrn='0', the output q becomes 0.
- If 'prn' and 'clrn' are both 0, usually clrn is given priority.
- A Flip flop could have more than one asynchronous inputs, or none.
PRACTICE EXERCISES

1. Complete the timing diagram of the circuit shown below:

2. Complete the VHDL description of the circuit shown below:

   ```vhdl
   library ieee;
   use ieee.std_logic_1164.all;

   entity circ is
     port ( a, b, s, clk, clrn: in std_logic;
           q: out std_logic);
   end circ;

   architecture a of circ is
     begin
       -- ???
   end a;
   ```

3. Complete the timing diagram of the circuit shown below. If the frequency of the signal clock is 25 MHz, what is the frequency (in MHz) of the signal Q?

4. Complete the timing diagram of the circuit whose VHDL description is shown below:

   ```vhdl
   library ieee;
   use ieee.std_logic_1164.all;

   entity circ is
     port ( clrn, x, clk: in std_logic;
           q: out std_logic);
   end circ;

   architecture a of circ is
     begin
       signal qt: std_logic;
       process (clrn, clk, x)
       begin
         if clrn = '0' then
           q <= '0';
         elsif (clk'event and clk = '1') then
           if x = '1' then
             qt <= not (qt);
           end if;
         end if;
       end process;
   end a;
   ```
5. Complete the timing diagram of the circuit shown below:

![Full Adder Diagram](image)

6. Complete the VHDL description of the synchronous sequential circuit whose truth table is shown below:

```vhdl
library ieee;
use ieee.std_logic_1164.all;

entity circ is
    port (A, B, C : in std_logic;
          clrn, clk : in std_logic;
          q : out std_logic);
end circ;

architecture a of circ is
begin
    -- ???
end a;
```

7. Complete the timing diagram of the circuit shown below:

8. Complete the timing diagram of the circuit shown below: